Product Details Supplier Info More products

Two new clocks from Analog Devices (ADI) improve performance and reduce programming and design complexity in synchronous optical networks and wireless base stations.

The AD9553 clock generator is recommended for low-cost clock translation needs in GPON, Sonet/SDH OC-48 (synchronous optical networking/synchronous digital hierarchy), test and measurement, data acquisition, Ethernet, Fibre Channel, T1/E1, broadcast video and other wireless and wired communications applications.

The ADCLK944 improves SNR (signal-to-noise ratio) performance from data converters in wireless base stations and provides low-power, low-jitter performance for Sonet/SDH optical networks.

More designers turn to ADI than any other supplier for the high-performance data converters and clocking technology required to bridge the analogue and digital worlds.

The AD9553 clock generator, available at about half the cost of competing solutions, features pre-set input/output frequency ratios that can be easily pin-programmed.

The pin-programming mode provides a matrix of standard input/output frequency translations, while an SPI (serial peripheral interface) port is available to program customised input-to-output frequency translations.

The AD9553 clock generator features jitter clean-up and clock translation.

The variety of input/output clock-frequency combinations and output stage flexibility eliminate up to two discrete PLLs (phase-locked loops) and various other discrete components, reducing board space, design complexity and simplifying programming.

The AD9553 features a holdover mode that provides output signals even in the absence of a reference input.

If one of the CMOS references fails, the clock generator also includes a switchover function that provides additional security without losing the lock on downstream PLLs.

The ADCLK944 clock fanout buffer features the industry’s lowest jitter figure of 50fs (femto seconds) for communications equipment that requires multiple high-performance clock signals without compromising high-speed signal conversion in LTE, MC-GSM and other wireless-network applications.

This jitter performance, combined with low-power consumption per channel, also makes the ADCLK944 effective for applications based on the Gbit Ethernet (GbE) and Sonet/SDH optical network multiplexing protocols.

The growing data rates in Sonet/SDH and GbE systems necessitate clocks with low jitter.

The ADCLK944’s ultra-low jitter contributes little to the system jitter budget, allowing maximum design flexibility for the Serdes (serialiser/deserialiser) clock designer.

Low power is also important because today’s systems use high-density Sonet boards containing multiple channels.

The ADCLK944 clock fanout buffer provides four LVPECL outputs that operate at speeds up to 7GHz while achieving broadband random RMS (root-mean square) additive jitter of 50fs.

The ADCLK944 clock fanout buffer’s low jitter and maximum output-to-output skew of 15ps (pico seconds) are designed for wired and wireless equipment that requires clean clock signals for high-speed converter clocking, such as LTE and multi-carrier GSM communications base stations.

The jitter performance also contributes to addressing clocking-distribution jitter generation requirements for high-speed OC-192 and OC-768 Sonet line cards.

The buffer’s low-noise performance enables significantly higher SNR levels, particularly when designed in as part of a complete signal chain incorporating DACs (digital-to-analogue converters), ADCs (analogue-to-digital converters) and clock generators.

As part of an optimised communications signal chain, the ADCLK944 clock buffer is designed to operate with ADI’s: AD9779 dual 16-Bit, 1 GSPS DAC; AD9739 14-Bit, 2500 MSPS, RF DAC; and AD9789 14-Bit, 2400 MSPS TxDAC+ with four-channel signal processing.

It also works with ADCs such as the AD9445 14-Bit, 105 MSPS / 125 MSPS, and AD9446 16-Bit, 80 MSPS/100 MSPS.

View full profile