Riverlane raises $75m to develop quantum error correction technology

Riverlane, a leader in quantum error correction technology, has raised $75m in Series C funding to deliver its quantum error correction (QEC) roadmap.

Riverlane quantum error correction (QEC) chip
Riverlane quantum error correction (QEC) chip - Riverlane

The company said the funding will enable it to expand operations to meet surging global market demand for QEC technology, with a goal of achieving one million error-free quantum computer operations by 2026.

The round was led by Planet First Partners, with participation from sustainability venture capital investors ETF Partners and Singapore-based EDBI. Existing investors Cambridge Innovation Capital (CIC), Amadeus Capital Partners, the UK's National Security Strategic Investment Fund (NSSIF), and Altair also participated in the Series C round.

In a statement, Riverlane’s founder and CEO, Steve Brierley, said: “Quantum error correction is the critical enabler for the industry’s next huge wave of progress, from today’s small error-prone machines to large and reliable quantum computers that will start a new age of human progress as significant as the digital revolution. Our partners recognise the value in working with Riverlane to deliver a solution that fits their needs - we are building the right product at the right time to seize this opportunity.”

Register now to continue reading

Thanks for visiting The Engineer. You’ve now reached your monthly limit of news stories. Register for free to unlock unlimited access to all of our news coverage, as well as premium content including opinion, in-depth features and special reports.  

Benefits of registering

  • In-depth insights and coverage of key emerging trends

  • Unrestricted access to special reports throughout the year

  • Daily technology news delivered straight to your inbox